This paper presents a symmetrical topology for the design of solid-state transformer; made up of power switching converters; to replace conventional bulky transformers. The proposed circuitry not only reduces the overall size but also provides power flow control with the ability to be interfaced with renewable energy resources (RESs) to fulfill the future grid requirements at consumer end. The proposed solid-state transformer provides bidirectional power flow with variable voltage and frequency operation and has the ability to maintain unity power factor; and total harmonic distortion (THD) of current for any type of load within defined limits of Institute of Electrical and Electronics Engineers (IEEE) standard. Solid state transformer offers much smaller size compared to the conventional iron core transformer. MATLAB/Simulink platform is adopted to test the validity of the proposed circuit for different scenarios by providing the simulation results evaluated at 25 kHz switching frequency. Keywords: decoupled controller; ferrite material; proportional integral (PI); solid state transformer (SST); space vector pulse width modulation (SVPWM); voltage source converter (VSC); voltage source inverter (VSI) Appl. Sci. 2019, 9, 3545 2 of 24 compensators (STATCOMs) and unified power flow controllers (UPFCs) and so on [4] . Since renewable energy resources (RESs) such as wind, fuel cells and solar have penetrated into the industry, so power electronic converters also find their applications in them [5, 6] . Energy resources like natural coal or gas are limited and the use of RESs is growing constantly with the aim to exchange electric power with the grid by net metering. Owing to the fact that the conventional transformer cannot be interfaced with RESs and the progress made in the field of power electronics, have led to the evolution of another power electronic converter named the solid state transformer, also known as the power electronic transformer, that has gained a lot of attention [7] [8] [9] [10] [11] .
Introduction
The main consideration, currently, is to supply a cheap, clean and sustainable supply of power to end consumers in the future. To meet this goal, the most significant and required change is the design of the distribution transformer. Traditional transformers are heavy, occupy a large volume and possess fix voltage and frequency operation. Traditional transformers are sensitive to transients, voltage disturbances, harmonics and inter harmonics due to non-linear and unbalanced loads [1, 2] . This creates power quality issues, as effects of the load from consumer side travel to the power distribution network. Distribution transformers have a poor transformer utilization factor as the magnetic core saturates due to the harmonic nature of the load. The presence of harmonic current due to nonlinear and unbalanced loads also influences the primary side current, thus creating power quality issues [3] . Besides power quality improvement and a continuous supply of power to the customers, an advanced type of transformer needs to be introduced to cope with the future grid requirement.
Over the past decade, power electronic converters have played a vital role in the well-known high voltage direct current transmission (HVDC) and flexible alternating current transmission (FACT) systems in the form of static volt ampere reactive (VAR) compensators (SVCs), static synchronous device and renewable interface with bidirectional power flow. An active power flow mechanism with balanced and unbalanced load is also simulated in this section. Conclusions are drawn in Section 4.
Proposed SST Circuit, Specifications and Control Layout
Vector control (decoupled controller) was used for a three-phase rectification purpose. Vector control employing controlled switches such as insulated gate bipolar junction transistors (IGBTs) maintains total harmonic distortion (THD) of the input current within IEEE defined limits and provides a ripple free DC output voltage. Obtained DC voltage V DC, mes was converted to a high frequency square wave using a full-bridge inverter, which was stepped down using a ferrite core high frequency transformer. This stepped down voltage was rectified again with the help of a full-bridge converter as shown in Figure 1 . In the last stage, DC voltage V x was converted back to the variable three-phase voltage with frequency and voltage control using the space vector pulse width modulation (SVPWM) technique.
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Control Layout of the SST-Voltage Source Convereter
Flux-oriented vector current control (VOC), based on two control layers: Outer current control layer (OCC) and inner current control layer (ICC), was used to control the operation of voltage source converters (VSCs) [23] . The outer layer satisfied the DC voltage, active power and reactive power demands of the VSCs while the inner layer used the decoupling control method to regulate the q-axis and d-axis currents. Both control loops had a proportional and integral (PI) controller as a common element in them. DC link voltage , DC mes V was regulated using the voltage droop control [24] .
Through the investigation of the bi-layer control architecture deployed within a multi-input multioutput (MIMO) voltage source converter, it can be realized that the operation of SST-VSC becomes a bit complex [25] . This complex control architecture has many variables, which need to be controlled precisely using PI controllers [26] . Therefore, it is the requirement of the system that PI controllers should be optimally tuned to provide both transient and steady state desired responses. However, tuning PI parameters of the nonlinear system like the voltage source converter, is a challenging task within itself [27] . 
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Vector current control was used at the point of common coupling, which regulates the DC voltage control at VSC and power flow control with ac voltage regulation [28] . In this technique, ac voltage Appl. Sci. 2019, 9, 3545 4 of 24 and current of the VSC were converted into a rotating d-q reference frame, which was synchronized with ac grid voltages using a phase locked loop (PLL). This methodology not only regulated DC and ac voltage but also provided the decoupled control of both active and reactive power. The layout of the d-q control architecture-based SST-VSC is shown in Figure 2 . The outer control loop produced reference currents for the inner current loop, which then provided the reference voltage for the d-q reference frame.
Appl. Sci. 2019, 9, Vector current control was used at the point of common coupling, which regulates the DC voltage control at VSC and power flow control with ac voltage regulation [28] . In this technique, ac voltage and current of the VSC were converted into a rotating d-q reference frame, which was synchronized with ac grid voltages using a phase locked loop (PLL). This methodology not only regulated DC and ac voltage but also provided the decoupled control of both active and reactive power. The layout of the d-q control architecture-based SST-VSC is shown in Figure 2 . The outer control loop produced reference currents for the inner current loop, which then provided the reference voltage for the d-q reference frame. By taking the d-q control frame into consideration, the internal control loop used the PI controllers, which generated the reference current and maintained the required voltage for the VSCs. Voltage expression at the point of common coupling (pc) and the voltage source converter side (vs) can be given as:
where R and L represent the resistance and inductance between SST-VSC and point of common coupling (PCC), while S i is the current from the grid to the SST-VSC.
From Park's transformation:
Here ω represents the angular frequency at the PCC of ac system. Based on (2) and (3), the ICC control layout is shown in Figure 3 . The reference signals
were transformed back to the abc frame, which were used to generate switching pulses for IGBTs of VSC. By taking the d-q control frame into consideration, the internal control loop used the PI controllers, which generated the reference current and maintained the required voltage for the VSCs. Voltage expression at the point of common coupling (p c ) and the voltage source converter side (v s ) can be given as:
where R and L represent the resistance and inductance between SST-VSC and point of common coupling (PCC), while i S is the current from the grid to the SST-VSC. From Park's transformation:
Here ω represents the angular frequency at the PCC of ac system. Based on (2) and (3), the ICC control layout is shown in Figure 3 . The reference signals (V d_re f and V q_re f ) were transformed back to the abc frame, which were used to generate switching pulses for IGBTs of VSC.
In this research, the classical tuning method was used to tune the PI controller parameters. The transfer function of the simple PI controller is:
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According to internal model control (IMC) method as presented in [29] , we can write:
Here α ICC (rad/s) represents the bandwidth of the current controlled system;  ( ) G s is the estimation of ( ) G s . Comparison of (4) and (5) yields the range of PI controller coefficients for ICC as:
The bandwidth α ICC for the ICC must be selected such that it is ten times lesser than the switching frequency [30, 31] . That is to say:
The PI controller parameters for the OCC can also be tuned using the same procedure as for ICC but with a constraint that OCC must be ten times slower than the ICC to achieve the non-oscillatory response of the closed loop system. This is achieved by selecting the bandwidth of the OCC such that it is 10 times smaller than the bandwidth of the ICC. As presented in [32] , the OCC PI controller parameters are given as: Here α ICC (rad/s) represents the bandwidth of the current controlled system; G(s) is the estimation of G(s). Comparison of (4) and (5) yields the range of PI controller coefficients for ICC as:
The PI controller parameters for the OCC can also be tuned using the same procedure as for ICC but with a constraint that OCC must be ten times slower than the ICC to achieve the non-oscillatory response of the closed loop system. This is achieved by selecting the bandwidth of the OCC such that it is 10 times smaller than the bandwidth of the ICC. As presented in [32] , the OCC PI controller parameters are given as:
The outer control loop is responsible for controlling the ac and DC voltage, both active and reactive powers at PCC. As shown in Figure 2 , d-channel controlled the DC link voltage or active power control, while the q-channel regulated the ac voltage or controlled the reactive power. These relations are mathematically represented as:
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Using PLL, the d-axis of vector control was synchronized with the phasor voltage of the ac system, so, V q = 0. This reduced (12) and (13) to:
From (14) and (15) , the active power and reactive power is regulated by controlling the d-q axis currents. At PCC, ac voltage is regulated by the q-axis current or can also be controlled by injecting the required reactive power to the system. Likewise, the DC link voltage is maintained via the exchange of real power with an ac system or by modifying the d-axis current.
The specifications of the VSC used within SST are given in Table 1 : 
Control Layout of the SST-Voltage Source Inverter
Three phase two level voltage source inverters (VSIs), consisting of two power electronic switches in each leg, have penetrated in the industry as they provide various speed control demands of induction motor drives. A two level VSI has six active states and two null states. Various PWM techniques are proposed in [33, 34] to reduce the VSI output waveform distortions at a given switching frequency. The most popular one is the space vector PWM as it provides low output current ripple and provides maximum utilization of the DC -link voltages [35, 36] . It provides 15% higher ac voltage, lower current and voltage harmonics distortions as compared to conventional PWM [37] . This is the reason that SVPWM as a modulation technique is employed in this research. The active states divide the space vector plane into six sectors of equal magnitude as shown in Figure 4 . Switching states for all eight (six active and two null) vectors are shown in Table 2 . Using SVPWM, desired three phase voltages are provided by the voltage vector controlled in the d-q rotating frame as shown in Figure 4 , whose rotation is sampled in every sub-cycle T s . Figure 5 shows the component of the reference voltage vector of magnitude V ref along the α and β-axis in sector I whereas, T 1 , T 2 and T z are dwell times for which the active voltage vector V 1 , active voltage vector V 2 and null vectors are applied in a sub-cycle T s , such that the following relation is always satisfied. 
Vector Sector & Vector Combination Line to Line Voltage
Ts Ts S1 S3 S5 S4 S6 S2 Figure 6 . Gating sequence for the switches. Consequently, the applied gating sequence of sector I is depicted in Figure 6 .
Appl. Sci. 2019, 9, Volt-second balance equations along the α-axis and β-axis are given as:
Appl. Sci. 2019, 9, 3545 8 of 24
Solving (17) and (18) gives dwell time for each vector as:
where 'm' represents the modulation index, which is equal to V re f /(2/3 V dc ) and f s = 1/T s represents the switching frequency. The specifications of the VSI used within SST are given in Table 3 . 
Ferrite Core High Frequency Transformer Design
The importance of ferrite materials is worth mentioning in modern power and industrial electronics application. Design constraints of ferrite materials and losses incorporated in soft magnetic materials due to high switching frequency are already discussed in literature [38, 39] . More elaborate models that discuss the modeling and dependence of ferrite losses at high flux densities and high frequencies are also discussed in [40] .
The operation of ferrites at square waves with 50% duty cycle offer 0%-15% smaller losses as compared to sinusoidal signals of the same peak and frequency [41] [42] [43] [44] . These properties and performance make ferrite materials suitable for many switching applications where square wave switching is desired without using any auxiliary filter circuits.
In this research work ferrite medium, operated at 50% duty cycle within DAB, is used not only to provide galvanic isolation but also to decrease voltage levels. The ANSYS/Maxwell platform is chosen to design the high frequency ferrite core transformer. The specified design parameters of the simulated Maxwell model, as shown in Figure 7 , are tabulated in Table 4 . The parameters of a high frequency transformer, simulated using ANSYS/Maxwell software, tabulated in Table 4 , were used in MATLAB/Simulink to carry out the simulation of SST.
Simulation Results
The SST-VSC incorporated within the inner-outer control loops and voltage droop control maintained both active and reactive power requirements while the SST-VSI fulfilled variable frequency control requirements at the consumer end. The SST-VSC connected with the 11 kV grid, maintained a DC -link V DC, mes at 20 kV whose specifications are already given in Table 1 , while the SST-VSI, specifications given in Table 2 , generated variable voltage and variable frequency at the load end.
Since the proposed circuit was symmetric, so the bidirectional power flow could be achieved just by changing the gate pulses only without any amendment in the circuit. To assess the flexibility and validity of the proposed circuit, simulations using the MATLAB/Simulink environment were carried out for four different test cases: SST to deliver active power, SST as a variable frequency drive, bidirectional power flow interfacing RES and SST as a power factor improvement (PFI) device.
Case 1: Active Power Flow
Simulation results were presented at various stages of the proposed SST based on multi-stage power switching converters after the transient period was elapsed. Three phase voltage and current at the grid side, for a three-phase balanced load, are shown in Figure 8 . As can be observed from Figure 9 , SST input voltage (phase A) and current (phase A) at the grid side remained in-phase even though active power demand was varied from 0.0 p.u. to 1.0 p.u, thus delivering power at unity power factor. Results show that presented SST model drew balanced three phase current from the grid. Input current (phase A) had very less harmonic content (THD = 2.16%) as shown in Figure 10 . Same results were valid for other phases as well.
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(a) (b) In the dual active bridge (DAB) circuit, the full bridge square wave inverter cascaded at SST-VSC generated a square wave voltage of 25 kHz for the high frequency transformer (HFT), which reduced the voltage level. The other full bridge square wave converter used within DAB, rectified the voltage at the secondary side of HFT. The voltage and current response of the SST-VSC at the DC -link , DC mes V side is given in Figure 11 . Voltage at the primary and secondary side of HFT are shown In the dual active bridge (DAB) circuit, the full bridge square wave inverter cascaded at SST-VSC generated a square wave voltage of 25 kHz for the high frequency transformer (HFT), which reduced the voltage level. The other full bridge square wave converter used within DAB, rectified the voltage at the secondary side of HFT. The voltage and current response of the SST-VSC at the DC -link V DC, mes side is given in Figure 11 . Voltage at the primary and secondary side of HFT are shown in Figure 12 . In the dual active bridge (DAB) circuit, the full bridge square wave inverter cascaded at SST-VSC generated a square wave voltage of 25 kHz for the high frequency transformer (HFT), which reduced the voltage level. The other full bridge square wave converter used within DAB, rectified the voltage at the secondary side of HFT. The voltage and current response of the SST-VSC at the DC -link , DC mes V side is given in Figure 11 . Voltage at the primary and secondary side of HFT are shown in Figure 12 . In the dual active bridge (DAB) circuit, the full bridge square wave inverter cascaded at SST-VSC generated a square wave voltage of 25 kHz for the high frequency transformer (HFT), which reduced the voltage level. The other full bridge square wave converter used within DAB, rectified the voltage at the secondary side of HFT. The voltage and current response of the SST-VSC at the DC -link , DC mes V side is given in Figure 11 . Voltage at the primary and secondary side of HFT are shown in Figure 12 . At the DAB end, the DC -capacitor decreased the ripple content while the SST-VSI cascaded used SVPWM pulses to generate a three phase voltage with variable frequency and amplitude for the consumer end. When the generated frequency was 50 Hz, the SST-VSI output Line to Neutral (L-N) voltage before and after filter circuits are shown in Figure 13 .
The same was true for the case of a 1.0 p.u. three-phase unbalanced load. Figures 14 and 15 display that SST delivers unbalanced current to the unbalanced load while keeping the SST input voltage (phase A) and current (phase A) in-phase at the grid side, thus ensuring power at the unity power factor. At the DAB end, the DC -capacitor decreased the ripple content while the SST-VSI cascaded used SVPWM pulses to generate a three phase voltage with variable frequency and amplitude for the consumer end. When the generated frequency was 50 Hz, the SST-VSI output Line to Neutral (L-N) voltage before and after filter circuits are shown in Figure 13 . SVPWM pulses to generate a three phase voltage with variable frequency and amplitude for the consumer end. When the generated frequency was 50 Hz, the SST-VSI output Line to Neutral (L-N) voltage before and after filter circuits are shown in Figure 13 . In addition, for unbalanced loaded SST, results presented in Figure 16 show that presented SST model drew a balanced three phase current from the grid with a harmonic content of 2.15% only for each phase current. In addition, for unbalanced loaded SST, results presented in Figure 16 show that presented SST model drew a balanced three phase current from the grid with a harmonic content of 2.15% only for each phase current. In addition, for unbalanced loaded SST, results presented in Figure 16 show that presented SST model drew a balanced three phase current from the grid with a harmonic content of 2.15% only for each phase current. The voltage and current response of SST-VSC at DC -link V DC, mes with unbalanced loading is given in Figure 17 . In addition, for unbalanced loaded SST, results presented in Figure 16 show that presented SST model drew a balanced three phase current from the grid with a harmonic content of 2.15% only for each phase current. The voltage and current response of SST-VSC at DC -link , DC mes V with unbalanced loading is given in Figure 17 . 
Case 2: SST as a Variable Frequency Drive
When the operation of SST as VFD was evaluated for the case when SST delivered power to an induction motor with 1.0 p.u mechanical loading, the obtained results showed satisfactory results. SST maintained the unity power factor. The grid side current harmonic contents were within IEEE defined THD limits. With the induction motor at the rated loading, the settling time of SST-VSC at the DC -link increased by 0.15 s, as shown in Figure 18 . SST-VSC took a little bit more (0.32 s) time to settle for the inductive load.
For the case when SST generated the voltage signal of 50 Hz for the inductive load, it could be observed from Figure 19 that the SST input current and the voltage were in phase, thus ensuring the unity power factor. For this case, filtered SST output voltage is shown in Figure 20 .
When SST generated 60 Hz voltage signal for the load, the same parameters were evaluated, as in the previous case, and are displayed in Figure 21 . Similarly, a voltage signal of other frequencies can be generated using the proposed SST for the resistive as well as the inductive load.
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When SST generated 60 Hz voltage signal for the load, the same parameters were evaluated, as in the previous case, and are displayed in Figure 21 . Similarly, a voltage signal of other frequencies can be generated using the proposed SST for the resistive as well as the inductive load. 
Case 3: SST with a Renewable Interface
To cope with the increasing trend of using RESs, SST provides a very handy infrastructure. RES integrated with SST, as shown in Figure 1 , can be used solely to provide power to the consumer, making SST working as stand-alone system. The proposed topology also makes bidirectional power flow possible just by changing the gate pulses of the SST-VSC to make it perform as SST-VSI.
A high frequency transformer, which in previous cases was used to reduce the voltage level, now in this scenario, was working as a step up HFT. DAB, in this case, would maintain the DC -link for the SST-VSC. The SST-VSC, now working as SST-VSI, used SVPWM pulses to generate a three phase voltage. In this scenario SST was working as a grid-tied inverter, feeding power to the utility.
The RES block, represented in Figure 1 , would be any single RES or the hybrid-RES incorporating batteries as well. In this research work, only the design of controlled multi-input multioutput circuitry of SST is under investigation, so, no specific constraints regarding the RESs were taken into consideration.
When a constant DC source was used as RES, simulations show that SST provided power not only to consumer but also to the utility as well, as shown in Figure 22 , so, this architecture provided by SST would be a solution to all problems that will be faced in the future when smart and super grids will be kicked in the power system. 
The RES block, represented in Figure 1 , would be any single RES or the hybrid-RES incorporating batteries as well. In this research work, only the design of controlled multi-input multi-output circuitry of SST is under investigation, so, no specific constraints regarding the RESs were taken into consideration.
Case 4: SST as a Power Factor Improvement Device
In the ICC of SST-VSC, the quadrature component of current was maintained at zero using PI regulation, which forced SST not to draw reactive power from the grid, thus maintaining unity power factor at the grid side. When the q-component of current in ICC was maintained at any positive value, SST drew leading VAR from the grid, making SST as a PFI device, and at the same time maintaining its own feature of transformer.
When the current at the grid side was set to 45° leading, the simulation result shows that SST 
When the current at the grid side was set to 45 • leading, the simulation result shows that SST maintained its function of the PFI device when it was delivering power to a 1 p.u. rated inductive load. As compared to the conventional transformers, this is a remarkable achievement of the proposed SST design. The proposed circuit as a part of the interconnected system had the ability to improve the overall power factor of the system while meeting the lagging reactive power requirement of the load. However, the current at the grid side increased as expected. Figure 23 shows the voltage and current of phase A at the grid side, and filtered output voltage of the SST. 
When the current at the grid side was set to 45° leading, the simulation result shows that SST maintained its function of the PFI device when it was delivering power to a 1 p.u. rated inductive load. As compared to the conventional transformers, this is a remarkable achievement of the proposed SST design. The proposed circuit as a part of the interconnected system had the ability to improve the overall power factor of the system while meeting the lagging reactive power requirement of the load. However, the current at the grid side increased as expected. Figure 23 shows the voltage and current of phase A at the grid side, and filtered output voltage of the SST. When SST as a PFI device was investigated by the pre-tuned PI controller parameters, simulation results show that SST-VSC took more time (0.7 s) to settle its steady state value (see Figure 24 ). The voltage droop control at the outer layer of the SST-VSC could be re-tuned to reduce the settling time of the SST-VSC. When SST as a PFI device was investigated by the pre-tuned PI controller parameters, simulation results show that SST-VSC took more time (0.7 s) to settle its steady state value (see Figure 24 ). The voltage droop control at the outer layer of the SST-VSC could be re-tuned to reduce the settling time of the SST-VSC.
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Case 5: SST Supplying Power to Instantly Shifted Different Loads
In order to verify the stable performance of the proposed SST, simulation results were presented at various stages for different shifts of loads. The simulation was performed for 1.0 p.u three different test loads, which were resistive, inductive and capacitive in nature. Just like case 1, when the system was energized, it provided only the active power to the load. The test scenario was created such that at 0.7 s, the resistive load was disconnected and the pure inductive load was connected instantly. As 
In order to verify the stable performance of the proposed SST, simulation results were presented at various stages for different shifts of loads. The simulation was performed for 1.0 p.u three different test loads, which were resistive, inductive and capacitive in nature. Just like case 1, when the system was energized, it provided only the active power to the load. The test scenario was created such that at 0.7 s, the resistive load was disconnected and the pure inductive load was connected instantly. As simulation goes on, at 0.14 s, the pure inductive load was disconnected and the pure capacitive load was connected instantly. These shifts of loads where SST instantly shifted to provide lagging VARs and leading VARs to the load are depicted in Figure 25 . 
In order to verify the stable performance of the proposed SST, simulation results were presented at various stages for different shifts of loads. The simulation was performed for 1.0 p.u three different test loads, which were resistive, inductive and capacitive in nature. Just like case 1, when the system was energized, it provided only the active power to the load. The test scenario was created such that at 0.7 s, the resistive load was disconnected and the pure inductive load was connected instantly. As simulation goes on, at 0.14 s, the pure inductive load was disconnected and the pure capacitive load was connected instantly. These shifts of loads where SST instantly shifted to provide lagging VARs and leading VARs to the load are depicted in Figure 25 . When SST was energized with the resistive loading, this scenario was analogous to Case 1. When the resistive load was disconnected and the pure inductive load was connected at 0.7 s, the output current of the inverter to the load is displayed in Figure 26 . At 0.7 s from Figure 26 , a shift of 90 degrees in the output current can be seen clearly. When SST was energized with the resistive loading, this scenario was analogous to Case 1. When the resistive load was disconnected and the pure inductive load was connected at 0.7 s, the output current of the inverter to the load is displayed in Figure 26 . At 0.7 s from Figure 26 , a shift of 90 degrees in the output current can be seen clearly. As the load shifted at 0.7 s, output current increased for a cycle to fulfill the instant lagging reactive power demand of the load and then settled down. During and after this transition time, the SST input voltage (phase A) and current (phase A) at the grid side remained in phase, as shown in Figure 27 , thus supplying power at the unity power factor just like the previous scenario. The three phase supply current to the SST at the grid side was still balanced and harmonic content was still As the load shifted at 0.7 s, output current increased for a cycle to fulfill the instant lagging reactive power demand of the load and then settled down. During and after this transition time, the SST input voltage (phase A) and current (phase A) at the grid side remained in phase, as shown in Figure 27 , thus supplying power at the unity power factor just like the previous scenario. The three phase supply current to the SST at the grid side was still balanced and harmonic content was still low. These results are depicted in Figure 28 . As the load shifted at 0.7 s, output current increased for a cycle to fulfill the instant lagging reactive power demand of the load and then settled down. During and after this transition time, the SST input voltage (phase A) and current (phase A) at the grid side remained in phase, as shown in Figure 27 , thus supplying power at the unity power factor just like the previous scenario. The three phase supply current to the SST at the grid side was still balanced and harmonic content was still low. These results are depicted in Figure 28 . Figure 29 shows the output current of the SST at the instant when the pure inductive load was disconnected at 1.4 s, and pure capacitive load was connected instantly. Again from Figure 29 , the phase shift in the output current could be visualized easily. As the load was instantly shifted to capacitive nature, the instant leading reactive power demand caused the output current of the SST to be increased at 1.4 s. The current settled down when the transient period of one cycle elapsed. Figure 29 shows the output current of the SST at the instant when the pure inductive load was disconnected at 1.4 s, and pure capacitive load was connected instantly. Again from Figure 29 , the phase shift in the output current could be visualized easily. As the load was instantly shifted to capacitive nature, the instant leading reactive power demand caused the output current of the SST to be increased at 1.4 s. The current settled down when the transient period of one cycle elapsed. Figure 29 shows the output current of the SST at the instant when the pure inductive load was disconnected at 1.4 s, and pure capacitive load was connected instantly. Again from Figure 29 , the phase shift in the output current could be visualized easily. As the load was instantly shifted to capacitive nature, the instant leading reactive power demand caused the output current of the SST to be increased at 1.4 s. The current settled down when the transient period of one cycle elapsed. During and after the instant when SST shifted from delivering lagging VARs to the leading VARs, SST maintained its feature of operating at the unity power factor. Only for phase A, in-phase SST input voltage and input current are shown in Figure 30 while the same results were valid for the other phases as well. During and after the instant when SST shifted from delivering lagging VARs to the leading VARs, SST maintained its feature of operating at the unity power factor. Only for phase A, in-phase SST input voltage and input current are shown in Figure 30 while the same results were valid for the other phases as well. SST still maintained the balanced three phase current at the grid side with only 1.89% THD. These results are shown in Figure 31 . SST still maintained the balanced three phase current at the grid side with only 1.89% THD. These results are shown in Figure 31 . SST still maintained the balanced three phase current at the grid side with only 1.89% THD. These results are shown in Figure 31 . When the load shifted to capacitive nature, the output current of the SST increased at 1.4 s as shown in Figure 29 . Figure 31 displays yet another interesting result. Input current to the SST from the grid side also increased at 1.4 s, but the THD of the balanced input current was further decreased.
Conclusions
To replace conventional bulky transformers, a reduced-size 'isolated' SST was proposed in this research. Either the source was single phase, three phase or DC source. The proposed SST model could generate the single phase, three phase or DC voltage for any type of resistive or inductive load. When the load shifted to capacitive nature, the output current of the SST increased at 1.4 s as shown in Figure 29 . Figure 31 displays yet another interesting result. Input current to the SST from the grid side also increased at 1.4 s, but the THD of the balanced input current was further decreased.
To replace conventional bulky transformers, a reduced-size 'isolated' SST was proposed in this research. Either the source was single phase, three phase or DC source. The proposed SST model could generate the single phase, three phase or DC voltage for any type of resistive or inductive load. When interfaced with RES, the symmetric configuration of SST made it working as a stand-alone system at the consumer end as well as the grid-tied inverter at the grid side. Simulation results were assessed for scenarios where SST acted as a variable frequency drive and as a power factor improvement device. In addition, when interfaced with RES, SST ensured bidirectional power flow as well. Simulation results validated the performance of the proposed SST for all the scenarios. Working of SST as the VFD and PFI device with a renewable interface makes it ideal for industrial applications where the proposed SST topology may eliminate the requirements of bulky conventional transformer especially for motor drive applications. This justifies the role of SST as VFD. The four-quadrant operation of controlled switches with the DC port within SST enables it to be integrated with the micro/super grids. The proposed SST design has the ability to reject grid side disturbances, and regulate VAR at the grid side and voltage levels for the consumer end. The presented topology of SST can easily support the wide range operation of the distribution system. Future work would be development of the hardware setup for the proposed SST topology, thus to check the validity of the proposed SST model on real time industrial applications. Apart from SST design, optimized integration of SST with hybrid-RES would be a design worth of importance. 
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